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Abstract 
This paper shows how good RF capacitors can be made in a 
standard digital CMOS process. The capacitors which are 
also well suited for binary weighted switched capacitor banks 
show very good RF performance: Q-values of 57 at 4.0 GHz, 
a density of 0.27 fF/pm2, 2.2 pm wide shielded unit 
capacitors, 6% bottom plate capacitance, better than 3-5% 
process variation and negligible series inductance. Further a 
simple yet accurate method is presented that allows hand 
calculation of the capacitance value. 
Introduction 
Only a decade ago it was considered impossible to make 
good radio frequency integrated circuits in digital CMOS 
processes due to the lack of good passive components and 
slow transistors. Since then the massive investments in 
digital CMOS have resulted in exceedingly fast devices and 
many metal layers as standard. These many metal layers have 
made 'on-chip inductors feasible by reducing ohmic loss. 
Further on-chip inductors have one very nice property. 
Because the inductance value is dependent on large physical 
dimensions in processes where dimensions are controlled to 
less than 0.1 micron the inductance value is highly 
repeatable. Typical lot-to-lot variations are better than 1%. 
Meanwhile RF IC designers have grown accustomed to using 
huge safety margins in for instance VCO tuning range to 
make up for at least ?IO% capacitance variation in the thin 
film capacitors (poly-poly or metal-metal) they use in the 
specialized RF IC processes. These safety margins lower the 
achievable RF performance and therefore high-Q capacitors 
with better tolerances are very desirable. Another 
consequence of the rapid CMOS process development is that 
now CMOS switches have very good RF performance. This 
has created an altemative to the use of varactors as frequency 
selective devices. By switching between a number of binary 
weighted capacitors it is now possible to achieve the same 
tuning range and as-good-as or better Q-value with a linear 
capacitance. 
Capacitor Construction 
Today oxide layers and metal layers in digital CMOS 
processes are typically kept larger than 0.5 micron to 
minimize RC delays. At the same time minimum metal 
spacing is dropping to significantly below 0.5 micron to 
improve the density. This means that now lateral capacitance 
contributions are significantly larger than the vertical 
contributions between different metal layers. 
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Figure 1. Four Stacked Lateral Flux Capacitors. Fingers 
with dark cross-sections are connected to one port. The 
remaining fingers are connected to the other port. 
Therefore using interleaved metal fingers results in higher 
capacitance per area (see figure I). Higher capacitance per 
area can be achieved by shifting the fingers in each layer [I] 
but the improvement is minor compared to the solution that is 
shown in figure 1.  Further this solution can be improved by 
connecting all fingers with vias and thereby creating extra 
lateral capacitance contribution (figure 2). By doing so we 
have formed vertical metal meshes that are completely 
shielded from each other. This and the fact that each vertical 
capacitor unit is only roughly two microns wide makes them 
ideal as unit capacitors used in binary weighted switched 
capacitor banks that need to be well matched even at RF 
frequencies. In figure 2 we can also see that there is some 
parasitic bottom plate capacitance. For this structure the 
bottom plate capacitance is very small i.e. in the order of 5% 
of the mesh capacitance but if the bottom plate capacitance is 
a problem e.g. due to substrate losses or capacitive division 
metal1 can be used as a ground plane or as a bottom shield 
just like metal5 is used as a top shield in figure 2. This 
reduces loss in the first case and removes Cpar in the second 
case at the expense of lower capacitance per area. 
Capacitance Calculation 
For a vertical mesh capacitor using four layers of lateral 
capacitance contributions like the one in figure 2 it is clear 
that the capacitance of each vertical mesh (Cmesh) is a 
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Figure 2. Cross-Section of a Vertical Mesh Capacitor. 
Stacked fingers are connected by vias and thereby forming 
vertical meshes. The result is very narrow high-Q 
encapsulated capacitors that are ideal for binary weighted 
switched capacitor banks at RF frequencies. 
combination of seven lateral capacitance contributions and 
one vertical (1) while the parasitic capacitance to ground is 
equal to Col (2). 
(1) Cmesh = 2(C, + cv ,  + c, + e,, + c3 + cv3 + e,) + c,, 
cpa ,  = col (2) 
In order to be able to estimate what Cmesh and C, amount to 
it is necessary to characterize each of these nine contributions 
separately. Fortunately there are only three types of 
capacitance contributions that are different in nature so it is 
sufficient to derive three capacitance formulas. 
Before doing so a number of definitions are made to ease the 
presentation (see next column). Each of these definitions 
refers to a parameter that is shown on figure 1,  figure 2 or 
figure 3. Note that the virtual parallel plate capacitance areas 
are parallel plate capacitance areas that are increased enough 
to take the fringing capacitance contributions into account as 
well. I.e. if the fringing capacitance constitutes 25% of the 
parallel plate capacitance then the virtual parallel plate 
capacitance area is simply made 25% larger than the actual 
parallel plate capacitance area. This way the individual 
capacitance contributions including the fringing effects can 
be calculated by simply using the parallel plate capacitance 
formula (3) with Aplate being the virtual parallel plate 
capacitance area. 
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virtual parallel plate capacitance area between two 
fingers in metal layer i 
virtual parallel plate capacitance area between oppo- 
site vias on two fingers in metal layer i 
virtual parallel plate capacitance area between con- 
ducting metal layer i and metal layer j (i = 0 repre- 
sents substrate or poly) 
lateral flux capacitance contribution from metal 
layer i on one side of one vertical mesh 
capacitance between metal layer i and metal layer j 
from one vertical mesh 
main capacitance 
capacitance of one vertical mesh 
parasitic bottom plate capacitance of one mesh 
capacitance between opposite vias on two fingers in 
metal layer i capacitance between via i and metal 
layer j from one vertical mesh 
permittivity of vacuum (= 8.854e-12AsV1m-') 
relative permittivity of the dielectric between metal 
layer i and metal layer j 
number of topmost metal layer in the capacitor 
length where two vertical meshes overlap 
effective mesh length taking end contributions into 
account as well (Leff = Lo, + W + nS/2) 
number of individual meshes connected to one port 
of the capacitor. 
vertical mesh spacing 
spacing between vias in layer i 
thickness of metal layer i 
thickness of dielectric between metal i and metal j 
width of the metal fingers 
width of vias in layer i 
metal enclosure of via i 
(3) 
Naturally estimating these virtual parallel plate capacitance 
areas is not trivial and usually it is necessary to carry out time 
consuming 3D electromagnetic simulations but in this case it 
is possible to make some simplifying assumptions that allow 
a very rapid estimation of the virtual parallel plate 
capacitance area. 
Figure 3 shows a side view of a vertical mesh. An estimate of 
the virtual parallel plate capacitance area of C3 (i.e. A3) is 
indicated by the upper rectangle. The width of the rectangle 
is Leff i.e. the length of the vertical mesh. The height is more 
involved because this is the parameter that takes the fringing 
effects into account. The rectangle height is some fraction of 
t23 representing the lower fringing contribution plus the 
thickness of metal3 (t3) plus some fraction of t34 representing 
the upper fringing contribution. 
Now guessing the fraction of t23 (and t34) is the challenging 
part. The lower bound must be zero because this corresponds 
to no fringing capacitance. The upper bound must be 1/2 
because this corresponds to a solid plate i.e. if the holes were 
filled with metal. 
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Figure 3. Side view of a vertical mesh. Estimation of 
individual lateral flux capacitance contributions. Parallel 
plate capacitance areas are increased to take the fringing 
field capacitance contributions into account (A3 and Avz). 
The lower limit is reached when S/t23 approaches zero 
because the fringing contribution becomes negligible 
compared to t23 and the upper bound is reached when S/tZ3 
approaches infinity. For reasonable choices of mesh spacing 
Slt23 (and Slt34) are in the order of one and therefore a 
justified guess is that the fraction is halfway between the two 
bounds i.e. 114 of t23 and likewise 114 of t34. This is the 
simplifying assumption that allows hand calculation of the 
vertical mesh capacitance. Therefore the lateral capacitance 
contribution of metal layer i including the fringing 
capacitance contributions can be expressed as (4). 
The lateral capacitance contributions from the vias as for 
instance Cv2 also need to be characterized. In the same 
manner as before these capacitance contributions are 
calculated using virtual parallel plate capacitance areas. 
Figure 3 shows the virtual parallel plate capacitance area of 
Cv2 i.e. Av2 as a number of small rectangles. Each rectangle 
corresponds to the contribution from one via. 
The height of the rectangle is limited to t23 - 2 x (t23 /4) = % 
t23 because the same area can not be counted twice. The 
width of each rectangle is estimated in the same way as 
before i.e. halfway between the upper and the lower bound. 
The lower bound is W V ~  and the upper bound is Wv2 + 2 x 
203 4-891 I 4-01 4-3/01 
(Sv2/2) and thus the width is estimated to be Wv2 + Sv2/2. In 
order to find the total amount of capacitance from one layer 
of vias this rectangle area should be multiplied by the number 
of vias. The number of vias is approximately Leff/(WV2 + 
Sv2) and therefore the capacitance contribution from one side 
of a mesh from vias in layer i (Cvi) can be expressed as (5) .  
The remaining capacitance contributions are the vertical 
capacitance contributions i.e. the top and the bottom 
capacitances. These contributions are also estimated using a 
virtual parallel plate capacitance area. Both virtual 
capacitance areas are estimated by the mesh overlap length 
plus half tij (fringing) multiplied by the mesh width W plus 
half the mesh spacing (fringing). This leads to the expression 
for the top and bottom capacitances (6). 
Now we have expressions for all the individual capacitance 
contributions of one vertical mesh capacitor. Thus all we 
need to do to get the total capacitance C,,,, is to add the 
contributions and multiply by the number of vertical meshes 
(n) i.e. (7). Note that the bottom plate capacitance Col is not 
included because it is considered a parasitic capacitance. If 
the other terminal is connected to ground this capacitance 
should be added to C,,,,. 
k -  1 
r = l  r = l  
Process Variation 
Perhaps the most important feature of the vertical mesh 
capacitor is that it uses a combination of many capacitance 
contributions that are formed in different processing steps. 
This means that the process variations of these capacitances 
are not correlated and therefore the combined mesh capacitor 
experiences significant averaging. For instance if a vertical 
mesh capacitor is made out of four equal sized contributions 
with &lo% variation each then the combined capacitor has 
k I O % / h  = f 5 %  variation and if the capacitor is made of 
nine equal sized contributions then the variation is 
*lo%/& = f3.3%. The individual capacitances depend on 
three main parameters; layer thickness, spacing and relative 
dielectric constant. If the capacitor is designed with suffi- 
ciently large mesh spacing then the capacitance variation is 
dominated by the layer thickness variation which is typically 
in the order of d o % .  Therefore well designed vertical mesh 
capacitors have as little as -c3-5% process variation. 
Measurement Results 
A vertical mesh capacitor was designed for an LC resonator 
with switched capacitor tuning (figure 6) in a standard 0.25 
micron CMOS process with 6 metal layers. Also a separate 
test structure with 42 capacitor meshes was fabricated to be 
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able to characterize the capacitor through probe 
measurements. Metal 2, 3 and 4 were used for the meshes, 
metal 5 was used as top shield and metal I was used as a 
(relatively) low loss ground plane. The mesh spacing was 
chosen to be 0.5 micron and the meshes were made 51 
micron long to give the desired unit capacitance value. The 
measured capacitance (figure 4) show excellent agreement 
with the calculated values. The model overestimates the 
capacitance by only 2.4% which must be considered 
excellent and the average capacitances of the three measured 
capacitors varied by as little as &0.2%. Naturally this is a 
very small data set but still the result is satisfying because it 
hints that the process variation is better than 3-5% as 
expected. 
Although not optimized for maximum Q the measurements 
also show very good Q-values (figure 5) .  Measuring high-Q 
devices is not trivial because the S-parameters are located at 
the edge of the Smith chart. Therefore for this device the Q- 
values are not very accurate below 3-4 GHz and the loss is 
most likely dominated by the test fixture and especially by 
the probe contact resistance so the actual device Q-value is 
probably better than what the measurements indicate. 
Chip-to-Chip Capacitance Varia- 
tion (average 250MHz - 8.0GHz) 
Figure 6 .  Chip photo of Vertical Mesh Capacitors used in an 
LC resonator with programmable centre frequency. 
e 3-5% * 0.2% 
Table 1: Summary of Capacitor Characteristics 
Parameter Calculated Measured 
Capacitance 
Bottom plate capacitance 74fF - 6% 
x lo-- 
1.31 * I 
Frequency [GHz] 
Figure 4. Capacitance of 42 meshes (M2, M3 and M4) each 
5 1 micron long. Measurements from three dice. 
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Figure 5. Quality factor of the fabricated capacitor. 
Measured Q = -Im(Z) / Re(Z) (solid), measured with second 
order polynomial fit of Re(Z) from 4 to 8 GHz (dotted). 
IlQ-value at 4.0 GHz II ’100 II ’57 II 
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